
Applicant(s): Minoru Maeda
PHASE LOCKED LOOP CIRCUIT USING FRACTIONAL
FREQUENCY DIVIDER

1/5



Matter No.: 14815-015001

Applicant(s): Minoru Maeda
PHASE LOCKED LOOP CIRCUIT USING FRACTIONAL
FREQUENCY DIVIDER

2/5

Page 2 of 5

FIG. 2





FIG. 3



Matter No.: 14815-015001

Applicant(s): Minoru Maeda
PHASE LOCKED LOOP CIRCUIT USING FRACTIONAL

FREQUENCY DIVIDER

3/5

Page 3 of 5

FIG. 4




FIG. 5





FIG. 6



Matter No.: 14815-015001 Applicant(s): Minoru Maeda

Page 4 of 5

PHASE LOCKED LOOP CIRCUIT USING FRACTIONAL FREQUENCY DIVIDER

4/5

FIG. 7





FIG. 8



SWITCHING DECISION VALUE L (FRACTIONAL NUMERATOR) MAXIMUM COUNT VALUE A (FRACTIONAL DENOMINATOR)

Matter No.: 14815-015001 Applicant(s): Minoru Maeda

Page 5 of 5

PHASE LOCKED LOOP CIRCUIT USING FRACTIONAL

FREQUENCY DIVIDER

5/5

FIG. 9




FIG. 10

